Clik here to view.
Intel Introduces 10nm Agilex FPGAs; Customized Connectivity with HBM, DDR5,...
As Intel slowly recovers from its 10-nanometer woes, we are finally seeing some concrete announcements. As part of today’s Intel Data Center event, the company is pulling the curtain back on its...
View ArticleClik here to view.
DARPA ERI: How Ayar Labs Collaboration With GF Produces A Photonics Chiplet...
Earlier this week, DARPA hosted the second annual Electronics Resurgence Initiative (ERI) Summit. One of the interesting announcements that came out of the ERI Summit was a new partnership by Intel...
View ArticleClik here to view.
Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap
Extending cache coherency beyond CPUs has been a hot topic in the last few years. Most recently, the Compute Express Link (CXL) has been gaining the most steam. But CXL is designed to take advantage of...
View ArticleClik here to view.
Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies
Earlier this week Intel unveiled the latest device in its Stratix 10 family – the Stratix 10 GX 10M. The new device features 10.2 million LEs making it the industry’s largest FPGA in production. Intel...
View ArticleClik here to view.
Intel’s Diamond Mesa Bridges The Gap Between ASIC and FPGA
As the need continues to grow for specialized acceleration more companies turn to in-home-designed custom ASIC. If you are willing to invest the resources into this, ASIC is the ultimate way to get...
View Article
